An edition of Design of cost-efficient interconnect processing units (2008)

Design of Cost-Efficient Interconnect Processing Units

Spidergon STNoC

by , , , , and

Design of Cost-Efficient Interconnect Process ...
Miltos D. Grammatikakis, Marce ...
Locate

My Reading Lists:

Create a new list

Notes
Notes

Check nearby libraries

Buy this book

Last edited by ImportBot
October 6, 2021 | History
Edit
An edition of Design of cost-efficient interconnect processing units (2008)

Design of Cost-Efficient Interconnect Processing Units

Spidergon STNoC

by , , , , and

This edition doesn't have a description yet. Can you add one?

Publish Date
Publisher
Taylor & Francis Group
Language
English

Check nearby libraries

Buy this book

Subjects

ST Microelectronics, Networks on a chip, Microprocessors, Microelectronics, Réseaux sur puce, COMPUTERS, Hardware, Mainframes & Minicomputers, Mikroprocessorer
Edition Availability
Cover of: Design of Cost-Efficient Interconnect Processing Units
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC
2020, Taylor & Francis Group
in English
Cover of: Design of Cost-Efficient Interconnect Processing Units
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC
2020, Taylor & Francis Group
in English
Cover of: Design of Cost-Efficient Interconnect Processing Units
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC
2020, Taylor & Francis Group
in English
Cover of: Design of Cost-Efficient Interconnect Processing Units
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC
2018, Taylor & Francis Group
in English
Cover of: Design of cost-efficient interconnect processing units
Design of cost-efficient interconnect processing units: Spidergon STNoC
2009, Taylor & Francis
in English
Cover of: Design of cost-efficient interconnect processing units
Design of cost-efficient interconnect processing units: the Spidergon STNoC
2009, Taylor & Francis
in English
Cover of: Design of Cost-Efficient Interconnect Processing Units
Design of Cost-Efficient Interconnect Processing Units: Spidergon Stnoc
2008, Taylor & Francis Group
in English
Cover of: Design of Cost-Efficient Network-on-Chip Architectures
Design of Cost-Efficient Network-on-Chip Architectures: The STNoC (System-on-Chip Design and Technologies)
July 15, 2008, CRC
Hardcover in English

Add another edition?

Book Details

Classifications

Library of Congress
TK5105.546.D47 2009

The Physical Object

Pagination
288

Edition Identifiers

Open Library
OL34596563M
ISBN 13
9781420044720

Work Identifiers

Work ID
OL18600926W

Source records

Better World Books record

Community Reviews (0)

No community reviews have been submitted for this work.

Lists

Loading indicator
Loading carousel
Loading indicator
Loading carousel

History

Download catalog record: RDF / JSON / OPDS | Wikipedia citation
October 6, 2021 Created by ImportBot Imported from Better World Books record