An edition of Algorithmic and register-transfer level synthesis
(1989)
Algorithmic and register-transfer level synthesis
the system architect's workbench
by D. E. Thomas, Donald E. Thomas, Elizabeth D. Lagnese, Robert A. Walker, Jayanth V. Rajan, Robert L. Blackburn, and John A. Nestor
Share
×Close
This edition doesn't have a description yet. Can you add one?
Check nearby libraries
Buy this book
Subjects
Computer architecture, Integrated circuits, Design and construction, Circuits & components, Technology, Electronic Circuit Design, Cad/Cam, Computers - General Information, Science/Mathematics, Logic Design, Electronics - Circuits - General, CAD-CAM - General, Computers / Logic Design, Computers-CAD-CAM - General, Technology / Electronics / Circuits / General, Technology-Electronics - Circuits - General, Computer Bks - General Information, Computers| Edition | Availability |
|---|---|
1
Algorithmic and register-transfer level synthesis: the system architect's workbench
1990, Kluwer Academic Publishers
in English
0792390539 9780792390534
|
aaaa
|
2
Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench (The International Series in Engineering and Computer Science)
October 31, 1989, Springer
Hardcover
in English
- 1 edition
0792390539 9780792390534
|
zzzz
|
Book Details
Edition Notes
Includes bibliographical references (p. [281]-296) and index.
Classifications
The Physical Object
Edition Identifiers
Work Identifiers
Community Reviews (0)
Lists
See All
History
- Created April 1, 2008
- 8 revisions
Wikipedia citation
×CloseCopy and paste this code into your Wikipedia page. Need help?
| July 25, 2024 | Edited by MARC Bot | import existing book |
| November 9, 2020 | Edited by MARC Bot | import existing book |
| October 7, 2020 | Edited by ImportBot | import existing book |
| July 31, 2020 | Edited by Mek | import existing book |
| April 1, 2008 | Created by an anonymous user | Imported from Scriblio MARC record |