Planar test structures for characterizing impurities in silicon

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read
Planar test structures for characterizing imp ...
M. G. Buehler ... [et al.].
Not in Library

My Reading Lists:

Create a new list

Check-In

×Close
Add an optional check-in date. Check-in dates are used to track yearly reading goals.
Today

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read

Buy this book

Last edited by MARC Bot
October 9, 2020 | History

Planar test structures for characterizing impurities in silicon

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read

This edition doesn't have a description yet. Can you add one?

Buy this book

Edition Availability
Cover of: Planar test structures for characterizing impurities in silicon
Planar test structures for characterizing impurities in silicon
1976, U.S. Dept. of Commerce, National Bureau of Standards : for sale by the Supt. of Docs., U.S. Govt. Print. Off.
in English

Add another edition?

Book Details


Edition Notes

Includes bibliographical references.
"Presented as an invited paper ... at the Large-Scale Integration (LSI) Process Technology/Semiconductor Preparation and Characterization Session of the Electrochemical Society Meeting in Toronto, Canada on May 14, 1975."

Published in
Washington
Series
Semiconductor measurement technology, National Bureau of Standards special publication ; 400-21, NBS special publication ;, 400-21.

Classifications

Dewey Decimal Class
602/.1 s, 620.1/93
Library of Congress
QC100 .U57 no. 400-21, TK7871.85 .U57 no. 400-21

The Physical Object

Pagination
v, 25 p. :
Number of pages
25

ID Numbers

Open Library
OL4855647M
LCCN
75619390
OCLC/WorldCat
1974783

Community Reviews (0)

Feedback?
No community reviews have been submitted for this work.

Lists

This work does not appear on any lists.

History

Download catalog record: RDF / JSON
October 9, 2020 Created by MARC Bot import existing book