An edition of Formal Semantics for VHDL (1995)

Formal Semantics for VHDL

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read
Not in Library

My Reading Lists:

Create a new list

Check-In

×Close
Add an optional check-in date. Check-in dates are used to track yearly reading goals.
Today

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read

Buy this book

Last edited by MARC Bot
June 30, 2019 | History
An edition of Formal Semantics for VHDL (1995)

Formal Semantics for VHDL

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read

It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic. If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations. Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras. Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.

Publish Date
Publisher
Springer US
Language
English
Pages
249

Buy this book

Previews available in: English

Edition Availability
Cover of: Formal Semantics for VHDL
Formal Semantics for VHDL
1995, Springer US
electronic resource / in English

Add another edition?

Book Details


Edition Notes

Online full text is restricted to subscribers.

Also available in print.

Mode of access: World Wide Web.

Published in
Boston, MA
Series
The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing -- 307, Kluwer international series in engineering and computer science -- 307.

Classifications

Dewey Decimal Class
621.3815
Library of Congress
TK7888.4, TK7888.4QA76.7-76.73, TK7867-7867.5

The Physical Object

Format
[electronic resource] /
Pagination
1 online resource (xiv, 249 pages).
Number of pages
249

ID Numbers

Open Library
OL27039475M
Internet Archive
formalsemanticsf00kloo
ISBN 10
1461359414, 1461522374
ISBN 13
9781461359418, 9781461522379
OCLC/WorldCat
852790054

Community Reviews (0)

Feedback?
No community reviews have been submitted for this work.

Lists

This work does not appear on any lists.

History

Download catalog record: RDF / JSON
June 30, 2019 Created by MARC Bot import new book