Check nearby libraries
Buy this book

Modern network processors (NPs) typically resemble a highly-multithreaded multiprocessor-on-a-chip, supporting a wide variety of mechanisms for on-chip storage and inter-task communication. NP applications are themselves composed of many threads that share memory and other resources, and synchronize and communicate frequently. In contrast, studies of new NP architectures and features are often performed by benchmarking a simulation model of the new NP using independent kernel programs that neither communicate nor share memory. In this paper we present a NP simulation infrastructure that (i) uses realistic NP applications that are multithreaded, share memory, synchronize, and communicate; and (ii) automatically maps these applications to a variety of NP architectures and features. We use our infrastructure to evaluate threading and scaling, on-chip storage and communication, and to suggest future techniques for automated compilation for NPs.
Check nearby libraries
Buy this book

Edition | Availability |
---|---|
1
Towards a compilation infrastructure for network processors.
2006
in English
0494163372 9780494163375
|
aaaa
|
Book Details
Edition Notes
Source: Masters Abstracts International, Volume: 44-06, page: 2920.
Thesis (M.A.Sc.)--University of Toronto, 2006.
Electronic version licensed for access by U. of T. users.
ROBARTS MICROTEXT copy on microfiche.
The Physical Object
Edition Identifiers
Work Identifiers
Community Reviews (0)
January 24, 2010 | Edited by WorkBot | add more information to works |
December 11, 2009 | Created by WorkBot | add works page |