Check nearby libraries
Buy this book
![Loading indicator](/images/ajax-loader-bar.gif)
This lecture presents a study of the microarchitecture of contemporary microprocessors. The focus is on implementation aspects, with discussions on their implications in terms of performance, power, and cost of state-of-the-art designs. The lecture starts with an overview of the different types of microprocessors and a review of the microarchitecture of cache memories. Then, it describes the implementation of the fetch unit, where special emphasis is made on the required support for branch prediction. The next section is devoted to instruction decode with special focus on the particular support to decoding x86 instructions. The next chapter presents the allocation stage and pays special attention to the implementation of register renaming. Afterward, the issue stage is studied. Here, the logic to implement out-of-order issue for both memory and non-memory instructions is thoroughly described. The following chapter focuses on the instruction execution and describes the different functional units that can be found in contemporary microprocessors, as well as the implementation of the bypass network, which has an important impact on the performance. Finally, the lecture concludes with the commit stage, where it describes how the architectural state is updated and recovered in case of exceptions or misspeculations. This lecture is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture. It is also intended for practitioners in the industry in the area of microprocessor design. The book assumes that the reader is familiar with the main concepts regarding pipelining, out-of-order execution, cache memories, and virtual memory.
Check nearby libraries
Buy this book
![Loading indicator](/images/ajax-loader-bar.gif)
Previews available in: English
Showing 1 featured edition. View all 1 editions?
Edition | Availability |
---|---|
1
Processor microarchitecture: an implementation perspective
2011, Morgan & Claypool
electronic resource :
in English
1608454533 9781608454532
|
aaaa
Libraries near you:
WorldCat
|
Book Details
Table of Contents
Edition Notes
Part of: Synthesis digital library of engineering and computer science.
Series from website.
Includes bibliographical references (p. 101-104).
Abstract freely available; full-text restricted to subscribers or individual document purchasers.
Also available in print.
Mode of access: World Wide Web.
System requirements: Adobe Acrobat Reader.
Classifications
The Physical Object
ID Numbers
Community Reviews (0)
Feedback?History
- Created July 6, 2019
- 3 revisions
Wikipedia citation
×CloseCopy and paste this code into your Wikipedia page. Need help?
June 18, 2022 | Edited by ImportBot | import existing book |
February 25, 2022 | Edited by ImportBot | import existing book |
July 6, 2019 | Created by MARC Bot | Imported from Internet Archive item record |