Check nearby libraries
Buy this book

Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
Check nearby libraries
Buy this book

Edition | Availability |
---|---|
1
Logic Synthesis for Low Power VLSI Designs
1998, Springer US
electronic resource /
in English
1461374901 9781461374909
|
zzzz
|
2
Logic Synthesis for Low Power VLSI Designs
Nov 30, 1997, Springer My Copy UK
paperback
1461554543 9781461554547
|
aaaa
|
Book Details
The Physical Object
Edition Identifiers
Work Identifiers
Community Reviews (0)
History
- Created May 6, 2020
- 2 revisions
Wikipedia citation
×CloseCopy and paste this code into your Wikipedia page. Need help?
January 31, 2024 | Edited by ImportBot | import existing book |
May 6, 2020 | Created by ImportBot | Imported from amazon.com record |