Click here to skip to this page's main content.

New to the Open Library? — Learn how it works
Last edited by WorkBot
January 24, 2010 | History

Minimization of threshold voltage variations and their impact in circuits and FPGAs 1 edition

Minimization of threshold voltage variations and their impact in circu ...
Georges Nabaa

Read

No readable version available.

Lists

You could add Minimization of threshold voltage variations and their impact in circuits and FPGAs to a list if you log in.
Fiddlesticks. There's no description for this book yet. Can you help?
There is only 1 edition record, so we'll show it here...  •  Add edition?

Minimization of threshold voltage variations and their impact in circuits and FPGAs.

Published 2005 .
Written in English.

About the Book

Threshold voltage variations DeltaVth, resulting from underlying process variations, cause fluctuations in circuit delay that affect the chip timing yield. This thesis tackles Delta Vth in two ways: first by minimizing the timing sensitivity to DeltaVth in generic circuits and second by minimizing DeltaVth variations using adaptive-body biasing in FPGAs. We first study design techniques and optimization strategies that minimize the effects of threshold voltage variations on circuit delay variability. Specifically, we compare different static circuits and dynamic circuits and evaluate their limitations and benefits in terms of delay variability, performance penalty and area overhead. Based on our findings, we also introduce circuit design guidelines and techniques that help mitigate the effects of threshold voltage variations. By reducing delay variability on a per-gate basis, we show how one can build threshold voltage variations-aware gate libraries for use in deep submicron design.We then direct our efforts towards Field Programmable Gate Arrays (FPGAs) by proposing a novel architecture that cancels DeltaVth and minimizes leakage. FPGAs are attractive since they provide regular structures that are inherently prone to calibration and customization through configuration bits (SRAM, flash or antifuse). We take advantage of these features by providing additional configuration bits to a standard FPGA architecture that will adaptively body-bias each of these regular structures.

Edition Notes

Source: Masters Abstracts International, Volume: 44-02, page: 0999.

Thesis (M.A.Sc.)--University of Toronto, 2005.

Electronic version licensed for access by U. of T. users.

GERSTEIN MICROTEXT copy on microfiche (1 microfiche).

The Physical Object

Pagination
57 leaves.
Number of pages
57

ID Numbers

Open Library
OL19216914M
ISBN 10
0494072717

History Created December 11, 2009 · 2 revisions Download catalog record: RDF / JSON

January 24, 2010 Edited by WorkBot add more information to works
December 11, 2009 Created by WorkBot add works page