Click here to skip to this page's main content.

New Feature: You can now embed Open Library books on your website!   Learn More
Last edited by WorkBot
January 24, 2010 | History

On-chip self-test circuit blocks for high-speed applications 1 edition

On-chip self-test circuit blocks for high-speed applications
Ekaterina Laskin

No ebook available.


Prefer the physical book? Check nearby libraries powered by WorldCat


Buy this book


Dang. There's no description for this book yet. Can you help?
There is only 1 edition record, so we'll show it here...  •  Add edition?

On-chip self-test circuit blocks for high-speed applications.

Published 2006 .
Written in English.

About the Book

In this thesis, the advantages of parallel pseudo-random bit sequence (PRBS) generators for high-speed self-test applications are examined. An ultra-low-power, 4-channel 27 - 1 PRBS generator with 60 mW per channel was designed, fabricated and measured to work correctly up to 23 Gb/s. The circuit was based on a 12-Gb/s, 2.5-mW BiCMOS current-mode logic (CML) latch topology, which, to the best of my knowledge, represents the lowest power for a latch operating above 10-Gb/s. The fabricated chip also included an integrated PRBS checker and error counter. Techniques for further power reduction, by eliminating the current source transistor, and speed improvements, by adding inductive peaking, are presented.

Edition Notes

Source: Masters Abstracts International, Volume: 44-06, page: 2920.

Advisor: Sorin P. Voinigescu.

Thesis (M.A.Sc.)--University of Toronto, 2006.

Electronic version licensed for access by U. of T. users.

ROBARTS MICROTEXT copy on microfiche.

The Physical Object

Pagination
85 leaves.
Number of pages
85

ID Numbers

Open Library
OL19215647M
ISBN 13
9780494163382

History Created December 11, 2009 · 2 revisions Download catalog record: RDF / JSON

January 24, 2010 Edited by WorkBot add more information to works
December 11, 2009 Created by WorkBot add works page